

Fig.1.




Fig. 2.




Fig.3.




Fig.4.

22





Fig.5.



6/20

Fig.6.

135 →

Pin Number	Channel 0	Channel 1	Channel 2	Channel 3
62	WAKEUP	UARTB_RX	PWM1	WAKEUP
64	STREAM_ACK	UARTB_TX	PWM2	GPIO25
65	STREAM_STS	GPIO21	UARTB_RX	GPIO27
66	STREAM_REQ	GPIO22	UARTB_TX	GPIO12

136 →

Fig.7.




Fig.8.




Fig. 9.




Fig.10.




Fig. 11. 150





Fig.12.



12/20

202

204

206

207

165

Clocks	Property	Value
	Low Reference Clock	32.768 kHz
	High Reference Clock (MHz)	5
	in_clk Frequency	High PLL
	free_run_clk Frequency	in_clk/2
	out_clk Frequency	free run clk/2
		free run clk/8
		free run clk/7
		free run clk/6
		free run clk/5
		free run clk/4
		free run clk/3
		free run clk/2
		free run clk

Fig. 13.

13/20

Fig. 14.





Fig.15.

302



15/20

Fig.16.

	Peripheral Name	122
	Preferred Connections	312
	Connection Requirements	313
	Virtual Requirements	314
	Register Names	125
130	Register Number 1	
132	Value	126
134	Setting	
	⋮	
130	Register Number N	
132	Value	126
134	Setting	
	Variable 1	
	⋮	
	Variable m	127

310 → 134

16/20

Fig.17.





Fig. 18. 150






Fig.20. 150.




Fig. 21. 1507

